Stories
Slash Boxes
Comments

SoylentNews is people

posted by mrpg on Wednesday March 14 2018, @11:20PM   Printer-friendly
from the raspberry-for-pi-day dept.

The Raspberry Pi Blog announces:

Raspberry Pi 3 Model B+ is now on sale now for $35, featuring:

  • 1.4GHz 64-bit quad-core ARM Cortex-A53 CPU
  • Dual-band 802.11ac wireless LAN and Bluetooth 4.2
  • Faster Ethernet (Gigabit Ethernet over USB 2.0)
  • Power-over-Ethernet support (with separate PoE HAT)
  • Improved PXE network and USB mass-storage booting
  • Improved thermal management

Alongside a 200MHz increase in peak CPU clock frequency we have roughly three times the wired and wireless network throughput, and the ability to sustain high performance for much longer periods.

Video announcement here.

FAQs:

  • Not discontinuing earlier Raspberry Pi models
  • Raspberry Pi 1A+ continues to be the $20 entry-level "big" Raspberry Pi
  • Considering possibility of introducing a Raspberry Pi 3A+
  • CM!, CM3 and CM#L compute modules continue to be available.
  • Still using VideoCore

Now I am left to wonder how many amps the power supply wall wart needs to be.


Original Submission

 
This discussion has been archived. No new comments can be posted.
Display Options Threshold/Breakthrough Mark All as Read Mark All as Unread
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.
  • (Score: 2) by JoeMerchant on Thursday March 15 2018, @03:47AM

    by JoeMerchant (3937) on Thursday March 15 2018, @03:47AM (#652771)

    I think it was the original 8250 UART that had some kind of silicon bug in the Tx buffering circuitry... from 1983 through about 1993 I made a hobby of stopping in bookstore programming sections, opening up to the section on serial programming and seeing if anyone, anywhere ever published a supposedly working solution for interrupt driven transmit buffering. I coded one up at work in about 1992, but it took almost a week to get it right. No book I ever opened even offered a hint at the solution, they all showed interrupt driven receivers and said something like "the transmit buffer should operate similarly, completion of the code is left as an exercise for the reader..."

    --
    🌻🌻 [google.com]
    Starting Score:    1  point
    Karma-Bonus Modifier   +1  

    Total Score:   2