Stories
Slash Boxes
Comments

SoylentNews is people

posted by janrinok on Friday July 17 2015, @10:00AM   Printer-friendly
from the hickory-dickory-dock dept.

Intel's "Tick-Tock" strategy of micro-architectural changes followed by die shrinks has officially stalled. Although Haswell and Broadwell chips have experienced delays, and Broadwell desktop chips have been overshadowed by Skylake, delays in introducing 10nm process node chips have resulted in Intel's famously optimistic roadmap missing its targets by about a whole year. 10nm Cannonlake chips were set to begin volume production in late 2016, but are now scheduled for the second half of 2017. In its place, a third generation of 14nm chips named "Kaby Lake" will be launched. It is unclear what improvements Kaby Lake will bring over Skylake.

Intel will not be relying on the long-delayed extreme ultraviolet (EUV) lithography to make 10nm chips. The company's revenues for the last quarter were better than expected, despite the decline of the PC market. Intel's CEO revealed the stopgap 14nm generation at the Q2 2015 earnings call:

"The lithography is continuing to get more difficult as you try and scale and the number of multi-pattern steps you have to do is increasing," [Intel CEO Brian Krzanich] said, adding, "This is the longest period of time without a lithography node change."

[...] But Krzanich seemed confident that letting up on the gas, at least for now, is the right move – with the understanding that Intel will aim to get back onto its customary two-year cycle as soon as possible. "Our customers said, 'Look, we really want you to be predictable. That's as important as getting to that leading edge'," Krzanich said during Wednesday's earnings call. "We chose to actually just go ahead and insert – since nothing else had changed – insert this third wave [with Kaby Lake]. When we go from 10-nanometer to 7-nanometer, it will be another set of parameters that we'll reevaluate this."

Intel Roadmap
Year   Old   New
2014   14nm Broadwell   14nm Broadwell
2015   14nm Skylake   14nm Skylake
2016   10nm Cannonlake   14nm Kaby Lake
2017   10nm "Tock"   10nm Cannonlake
2018   N/A   10nm "Tock"


Original Submission

 
This discussion has been archived. No new comments can be posted.
Display Options Threshold/Breakthrough Mark All as Read Mark All as Unread
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.
  • (Score: 2) by takyon on Friday July 17 2015, @03:55PM

    by takyon (881) <reversethis-{gro ... s} {ta} {noykat}> on Friday July 17 2015, @03:55PM (#210477) Journal

    IBM hasn't shown off anything that Intel couldn't do itself in a few years. Intel will use EUV and SiGe eventually.

    By using slow and incomplete EUV to create their 7nm demo chip, IBM is tying the fate of 7nm to ASML's EUV lithography, which has been delayed for decades and won't be ready for another 3-5 years.

    To continue process node shrinks, you either need EUV or... self-assembly [uchicago.edu]?

    --
    [SIG] 10/28/2017: Soylent Upgrade v14 [soylentnews.org]
    Starting Score:    1  point
    Karma-Bonus Modifier   +1  

    Total Score:   2  
  • (Score: 2) by bob_super on Friday July 17 2015, @04:05PM

    by bob_super (1357) on Friday July 17 2015, @04:05PM (#210482)

    TSMC has announced that they plan to output 7nm FPGAs in 2017.
    Even if they slip by one year, the schedule in TFS still has Intel doing 10nm Tock in 2018.