Stories
Slash Boxes
Comments

SoylentNews is people

posted by mrpg on Wednesday March 08 2017, @04:03AM   Printer-friendly
from the we-needed-one-in-december dept.

Ryzen was an important launch for AMD. Arguably more important? Its rollout of x86 "Naples" server chips:

For users keeping track of AMD's rollout of its new Zen microarchitecture, stage one was the launch of Ryzen, its new desktop-oriented product line last week. Stage three is the APU launch, focusing mainly on mobile parts. In the middle is stage two, Naples, and arguably the meatier element to AMD's Zen story. A lot of fuss has been made about Ryzen and Zen, with AMD's re-launch back into high-performance x86. If you go by column inches, the consumer-focused Ryzen platform is the one most talked about and many would argue, the most important. In our interview with Dr. Lisa Su, CEO of AMD, the launch of Ryzen was a big hurdle in that journey. However, in the next sentence, Dr. Su lists Naples as another big hurdle, and if you decide to spend some time with one of the regular technology industry analysts, they will tell you that Naples is where AMD's biggest chunk of the pie is. Enterprise is where the money is.

[...] The top end Naples processor will have a total of 32 cores, with simultaneous multi-threading (SMT), to give a total of 64 threads. This will be paired with eight channels of DDR4 memory, up to two DIMMs per channel for a total of 16 DIMMs, and altogether a single CPU will support 128 PCIe 3.0 lanes. Naples also qualifies as a system-on-a-chip (SoC), with a measure of internal IO for storage, USB and other things, and thus may be offered without a chipset. Naples will be offered as either a single processor platform (1P), or a dual processor platform (2P). In dual processor mode, and thus a system with 64 cores and 128 threads, each processor will use 64 of its PCIe lanes as a communication bus between the processors as part of AMD's Infinity Fabric. The Infinity Fabric uses a custom protocol over these lanes, but bandwidth is designed to be on the order of PCIe. As each core uses 64 PCIe lanes to talk to the other, this allows each of the CPUs to give 64 lanes to the rest of the system, totaling 128 PCIe 3.0 again.

[...] While not specifically mentioned in the announcement today, we do know that Naples is not a single monolithic die on the order of 500mm2 or up. Naples uses four of AMD's Zeppelin dies (the Ryzen dies) in a single package. With each Zeppelin die coming in at 195.2mm2, if it were a monolithic die, that means a total of 780mm2 of silicon, and around 19.2 billion transistors – which is far bigger than anything Global Foundries has ever produced, let alone tried at 14nm. During our interview with Dr. Su, we postulated that multi-die packages would be the way forward on future process nodes given the difficulty of creating these large imposing dies, and the response from Dr. Su indicated that this was a prominent direction to go in.


Original Submission

 
This discussion has been archived. No new comments can be posted.
Display Options Threshold/Breakthrough Mark All as Read Mark All as Unread
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.
(1)
  • (Score: 0) by Anonymous Coward on Wednesday March 08 2017, @04:07AM (3 children)

    by Anonymous Coward on Wednesday March 08 2017, @04:07AM (#476315)

    I haven't seen it specifically referenced...

    • (Score: 1, Informative) by Anonymous Coward on Wednesday March 08 2017, @04:21AM

      by Anonymous Coward on Wednesday March 08 2017, @04:21AM (#476320)

      Ryzen (the desktop version out now) supports ECC RAM, so I assume the server version will as well.

      Source: https://www.overclock3d.net/news/cpu_mainboard/amd_confirms_that_ryzen_supports_ecc_memory/1 [overclock3d.net]

    • (Score: 2) by TheReaperD on Wednesday March 08 2017, @04:26AM (1 child)

      by TheReaperD (5556) on Wednesday March 08 2017, @04:26AM (#476322)

      Though I haven't seen it specifically referenced, I cannot see a business class architecture coming out without ECC support. It would be a non-starter.

      --
      Ad eundum quo nemo ante iit
      • (Score: 2, Informative) by Anonymous Coward on Wednesday March 08 2017, @05:31AM

        by Anonymous Coward on Wednesday March 08 2017, @05:31AM (#476341)

        Yes the chips have ECC support. No the software support is likely not there yet for the desktop.

        It should be by the time the server chips are out, and this and discovering teething problems before the Q2 release are likely why the consumer chips were released now. Get the early adopter enthusiasts to field your 'beta' chips, then have the errata solved in time for the enterprise RTM chip revisions.

  • (Score: 2) by jmorris on Wednesday March 08 2017, @04:33AM (5 children)

    by jmorris (4844) on Wednesday March 08 2017, @04:33AM (#476324)

    They really interconnect the two packages with over 62GBytes per second of bidirectional bandwidth? That ain't even really NUMA since one processor can saturate the other's RAM, only a little extra latency. A system board could host six PCIe x 16 GPUs for number crunching and still have plenty of lanes for misc things like 10G network controllers and such. We truly live in interesting times of computing abundance.

    • (Score: 2, Touché) by ledow on Wednesday March 08 2017, @07:54AM (4 children)

      by ledow (5567) on Wednesday March 08 2017, @07:54AM (#476370) Homepage

      Irony:

      Nobody will buy this because the latest games don't have any performance improvement with 32-cores.
      Nobody will buy it because it's AMD, but they'll buy the Intel equivalent next year.
      In a few year's time, this things will be in the bin just like the bunch of old Intel processors that I made a Christmas decoration out of.

      • (Score: 0) by Anonymous Coward on Wednesday March 08 2017, @08:54AM (3 children)

        by Anonymous Coward on Wednesday March 08 2017, @08:54AM (#476376)

        This is the new Opteron, which does have have a decent niche following in specific virtualisation and high density compute platforms. People don't buy these for gaming.

        • (Score: 3, Insightful) by The Mighty Buzzard on Wednesday March 08 2017, @11:39AM (2 children)

          by The Mighty Buzzard (18) Subscriber Badge <themightybuzzard@proton.me> on Wednesday March 08 2017, @11:39AM (#476401) Homepage Journal

          make -j64

          I''m sold as soon as they open their hardware rootkit so it can be disabled or at least controlled by the box owner with coreboot/libreboot.

          --
          My rights don't end where your fear begins.
          • (Score: 1) by ewk on Wednesday March 08 2017, @02:33PM (1 child)

            by ewk (5923) on Wednesday March 08 2017, @02:33PM (#476442)

            "hardware rootkit"

            So.. what are you currently using for your computing needs?
            Intel is using AMT, which functionally/basically is the same...

            --
            I don't always react, but when I do, I do it on SoylentNews
  • (Score: 2) by fishybell on Wednesday March 08 2017, @04:43AM

    by fishybell (3156) on Wednesday March 08 2017, @04:43AM (#476329)

    Naples also qualifies as a system-on-a-chip (SoC), with a measure of internal IO for storage, USB and other things, and thus may be offered without a chipset.

    I know that the old northbridge/southbridge setup had a lot going on, but why hasn't this been a thing for the last decade?

  • (Score: 4, Funny) by opinionated_science on Wednesday March 08 2017, @11:59AM

    by opinionated_science (4031) on Wednesday March 08 2017, @11:59AM (#476403)

    Those who buy these chips, often attach a great deal of extra stuff.

    64 cores, 4TB of memory and 4 GPU's sounds like a sweet workstation ;-)

    And yes, it would play games just fine.

(1)