Stories
Slash Boxes
Comments

SoylentNews is people

posted by chromas on Saturday March 02 2019, @09:32PM   Printer-friendly

Intel Lakefield SoC With Foveros 3D Packaging Previewed – 10nm Hybrid CPU Architecture Featuring Sunny Cove, Gen 11 Graphics and More

Intel Lakefield is based around Foveros technology which helps connect chips and chiplets in a single package that matches the functionality and performance of a monolithic SOC. Each die is then stacked using FTF micro-bumps on the active interposer through which TSVs are drilled to connect with solder bumps and eventually the final package. The whole SOC is just 12×12 (mm) which is 144mm2.

Talking about the SOC itself and its individual layers, the Lakefield SOC that has been previewed consists of at least four layers or dies, each serving a different purpose. The top two layers are composed of the DRAM which will supplement the processor as the main system memory. This is done through the PoP (Package on Package) memory layout which stacks two BGA DRAMs on top of each other as illustrated in the preview video. The SOC won't have to rely on socketed DRAM in this case which saves a lot of footprint on the main board.

The second layer is the Compute Chiplet with a Hybrid CPU architecture and graphics, based on the 10nm process node. The Hybrid CPU architecture has a total of five individual Cores, one of them is labeled as the Big Core which features the Sunny Cove architecture. That's the same CPU architecture that will be featured on Intel's upcoming 10nm Ice Lake processors. The Sunny Cove Core is optimized for high-performance throughput. There are also four small CPUs that are based on the 10nm process but optimized for power efficiency. The same die [has] Intel's Gen 11 graphics engine with 64 Execution Units.

[...] [Last] of all is the base die which serves as the cache and I/O block of the SOC. Labeled as the P1222 and based on a 22FFL process node, the base die comes with a low cost and low leakage design while providing a feature-rich array of I/O capabilities.

It would be nice to finally see some consumer CPUs with stacked DRAM, although the amount was not specified (8 GB?).

Intel video (1m48s). Also at Notebookcheck.

Previously: Intel Announces "Sunny Cove", Gen11 Graphics, Discrete Graphics Brand Name, 3D Packaging, and More
Intel Promises "10nm" Chips by the End of 2019, and More


Original Submission

 
This discussion has been archived. No new comments can be posted.
Display Options Threshold/Breakthrough Mark All as Read Mark All as Unread
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.
  • (Score: 0) by Anonymous Coward on Sunday March 03 2019, @05:43PM (1 child)

    by Anonymous Coward on Sunday March 03 2019, @05:43PM (#809479)

    take a BIG sheet of paper. draw your logic gates / transistors (if then else, etc).
    then take a picture of it so the picture is tiny.
    that's how they make chips. ofc there's some "3d" involved with chemicals and etching and making some crystals grow the right way
    and at the right places (vapour deposit).
    the whole thing is very very flat and really they are selling you a glorified "photo" that reacts with electrcity.
    the process cannot be made like tower with 64 floors. if you're lucky it has 4 floors or such ...

  • (Score: 2) by takyon on Sunday March 03 2019, @05:46PM

    by takyon (881) <takyonNO@SPAMsoylentnews.org> on Sunday March 03 2019, @05:46PM (#809480) Journal

    And yet NAND is made with 64 or even 96 layers.

    --
    [SIG] 10/28/2017: Soylent Upgrade v14 [soylentnews.org]