Stories
Slash Boxes
Comments

SoylentNews is people

posted by janrinok on Tuesday December 14 2021, @04:04PM   Printer-friendly

New IBM and Samsung transistors could be key to super-efficient chips (updated)

IBM and Samsung claim they've made a breakthrough in semiconductor design. On day one of the IEDM [(International Electron Devices Meeting)] conference in San Francisco, the two companies unveiled a new design for stacking transistors vertically on a chip. With current processors and SoCs, transistors lie flat on the surface of the silicon, and then electric current flows from side-to-side. By contrast, Vertical Transport Field Effect Transistors (VTFET) sit perpendicular to one another and current flows vertically.

According to IBM and Samsung, this design has two advantages. First, it will allow them to bypass many performance limitations to extend Moore's Law beyond IBM's current nanosheet technology. More importantly, the design leads to less wasted energy thanks to greater current flow. They estimate VTFET will lead to processors that are either twice as fast or use 85 percent less power than chips designed with FinFET transistors. IBM and Samsung claim the process may one day allow for phones that go a full week on a single charge. They say it could also make certain energy-intensive tasks, including cryptomining, more power-efficient and therefore less impactful on the environment.

IBM blog post. Also at Notebookcheck.

See also: Samsung Begins Sampling 24 Gbps GDDR6 Memory Chips For Next-Gen GPUs


Original Submission

 
This discussion has been archived. No new comments can be posted.
Display Options Threshold/Breakthrough Mark All as Read Mark All as Unread
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.
  • (Score: 2) by ChrisMaple on Thursday December 16 2021, @06:37AM (1 child)

    by ChrisMaple (6964) on Thursday December 16 2021, @06:37AM (#1205506)

    My understanding of this (I could easily be wrong) is that the performance gain is made possible by having extremely short gates. Gate length is the primary speed limitation in digital FET IC tech, not conductor losses. Vertical FETs have the gate length set by layer thickness, which can almost be controlled in units of atoms. By way of contrast, horizontal FET gate length is controlled by lithography, which is much less accurate.

    Starting Score:    1  point
    Karma-Bonus Modifier   +1  

    Total Score:   2  
  • (Score: 2) by mcgrew on Saturday December 18 2021, @09:12PM

    by mcgrew (701) <publish@mcgrewbooks.com> on Saturday December 18 2021, @09:12PM (#1206219) Homepage Journal

    The speed of light is finite.

    --
    mcgrewbooks.com mcgrew.info nooze.org