Stories
Slash Boxes
Comments

SoylentNews is people

SoylentNews is powered by your submissions, so send in your scoop. Only 14 submissions in the queue.

SiFive Introduces RISC-V Linux-Capable Multicore Processor

posted by Fnord666 on Monday February 05 2018, @03:16AM   Printer-friendly
from the HiFive-Unleashed dept.

MrPlow writes:

Submitted via IRC for TheMightyBuzzard

Slowly but surely, RISC-V, the Open Source architecture for everything from microcontrollers to server CPUs is making inroads in the community. Now SiFive, the major company behind putting RISC-V c...

That's damned nifty but at a grand for a 1.5GHz system, I don't see them selling that many to consumers.

Source: https://hackaday.com/2018/02/03/sifive-introduces-risc-v-linux-capable-multicore-processor/

Original Submission

 
This discussion has been archived. No new comments can be posted.
SiFive Introduces RISC-V Linux-Capable Multicore Processor | Log In/Create an Account | Top | 29 comments | Search Discussion
Display Options Threshold/Breakthrough Mark All as Read Mark All as Unread
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.

  • (Score: 3, Interesting) by TheRaven on Monday February 05 2018, @11:53AM

    by TheRaven (270) on Monday February 05 2018, @11:53AM (#633242) Journal
    They've also crippled some of the existing ones. The Rocket core is the reference implementation and used to come with caches. A recent release removed them, which meant that lowRISC had to forward-port the old ones and is now maintaining an increasingly diverged fork of Rocket.
    --
    sudo mod me up
    Starting Score:    1  point
    Moderation   +1  
       Interesting=1, Total=1
    Extra 'Interesting' Modifier   0  
    Karma-Bonus Modifier   +1  
    Total Score:   3