| Title | Toshiba's 3D QLC NAND Could Reach 1000 P/E Cycles | |
| Date | Wednesday July 05 2017, @06:21PM | |
| Author | Fnord666 | |
| Topic | ||
| from the profit-earnings-ratio dept. | ||
While QLC NAND is predicted to have as low as 100 program/erase cycles (endurance), Toshiba has "targeted" 1000 cycles for its upcoming 3D QLC NAND products:
Toshiba last week announced its first 3D NAND flash memory chips featuring [the] QLC (quadruple level cell) BiCS architecture. The new components feature 64 layers and developers of SSDs and SSD [controllers] have already received samples of the devices, which Toshiba plans to use for various types of storage solutions.
[...] Besides [its] intention to produce 768 Gb 3D QLC NAND flash for the aforementioned devices, the most interesting part of Toshiba's announcement is [the] endurance specification for the upcoming components. According to the company, its 3D QLC NAND is targeted for ~1000 program/erase cycles, which is close to TLC NAND flash. This is considerably higher than the amount of P/E cycles (100 – 150) expected for QLC by the industry over the years. At first thought, it comes across [as] a typo - didn't they mean 100?. But the email we received was quite clear:
- What's the number of P/E cycles supported by Toshiba's QLC NAND?
- QLC P/E is targeted for 1K cycles.
Endurance miracle putting QLC on par with TLC, or idle talk about a product that won't be out for 1-2 years?
[Ed. note: If you're wondering what QLC NAND is, here's a quick primer.]
Additional Coverage: The guru of 3D
| Links |
printed from SoylentNews, Toshiba's 3D QLC NAND Could Reach 1000 P/E Cycles on 2024-04-19 08:04:13