SoylentNews
SoylentNews is people
https://soylentnews.org/

Title    Toshiba Develops 512 GB and 1 TB Flash Chips Using TSV
Date    Wednesday July 19 2017, @03:29PM
Author    martyb
Topic   
from the quite-a-bit-of-an-improvement dept.
https://soylentnews.org/article.pl?sid=17/07/19/1126244

takyon writes:

While other manufacturers are making 512 Gb to 1 Tb 3D NAND flash dies, Toshiba is using through-silicon vias (TSVs) to stack their dies, effectively cramming 384 to 768 layers of 3D NAND into a single chip. Toshiba announced that it was developing this capability back in 2015, and now the first products to use it will be available in 2018:

Toshiba on Wednesday introduced its first BiCS 3D TLC NAND flash chips with 512 GB and 1 TB capacities. . The new ICs stack 8 or 16 3D NAND devices using through silicon vias (TSVs) and are currently among the highest capacity non-volatile memory stacks available in the industry. Commercial products powered by the 512 GB and 1 TB packages are expected to hit the market in 2018, with an initial market focus on high-end enterprise SSDs

Stacking NAND devices to build high capacity flash memory ICs has been used for years to maximize the capacities and performance of SSDs and other solid state storage devices. In many cases, NAND makers use wire-bonding technique to stack multiple memory devices, but it makes packages larger and requires a lot of power for reliable operation. However in more recent years, Toshiba has adopted TSV techniques previously used for ASIC and DRAM devices to stack its NAND ICs, which has enabled it to shrink size of its NAND packages and reduce their power consumption.

TSVs are essentially electrodes that penetrate the entire thickness of a silicon die and connect the dies above and below it in the stack. A bus formed by TSVs can operate at a high data transfer rate, consume less power, and take up less space than a bus made using physical wires. Since 3D NAND is based on vertically stacked memory layers and has numerous vertical interconnects, so far Toshiba has not used TSVs to interconnect such devices. To wed TSV and 3D NAND, Toshiba had to develop a special 512 Gb BiCS NAND die featuring appropriate electrical conductors.

The devices both measure 14 mm × 18 mm. The 8-stack chip has a height of 1.35 mm, and the 16-stack chip has a height of 1.85 mm.

Toshiba press release.

Here's another company that is cramming a lot of NAND into its packages.

Related:
Western Digital and Samsung at the Flash Memory Summit
SK Hynix Plans 72-Layer 512 Gb NAND for Late 2017
SK Hynix Developing 96 and 128-Layer TLC 3D NAND
Toshiba's 3D QLC NAND Could Reach 1000 P/E Cycles


Original Submission

Links

  1. "takyon" - https://soylentnews.org/~takyon/
  2. "through-silicon vias (TSVs)" - https://en.wikipedia.org/wiki/Through-silicon_via
  3. "effectively cramming 384 to 768 layers of 3D NAND into a single chip" - http://www.anandtech.com/show/11627/toshiba-develops-3d-nand-with-tsvs-1tb-dies
  4. "announced that it was developing this capability back in 2015" - https://soylentnews.org/article.pl?sid=15/08/18/0210232
  5. "Toshiba press release" - http://www.businesswire.com/news/home/20170710006538/en/Toshiba-Memory-Corporation-Develops-Worlds-3D-Flash
  6. "another company" - http://www.anandtech.com/show/11639/viking-ships-uhcsilo-ssds-50-tb-capacity-emlc-sas
  7. "Western Digital and Samsung at the Flash Memory Summit" - https://soylentnews.org/article.pl?sid=16/08/13/1448254
  8. "SK Hynix Plans 72-Layer 512 Gb NAND for Late 2017" - https://soylentnews.org/article.pl?sid=17/01/29/2012213
  9. "SK Hynix Developing 96 and 128-Layer TLC 3D NAND" - https://soylentnews.org/article.pl?sid=17/06/08/1455235
  10. "Toshiba's 3D QLC NAND Could Reach 1000 P/E Cycles" - https://soylentnews.org/article.pl?sid=17/07/05/1631231
  11. "Original Submission" - https://soylentnews.org/submit.pl?op=viewsub&subid=21309

© Copyright 2024 - SoylentNews, All Rights Reserved

printed from SoylentNews, Toshiba Develops 512 GB and 1 TB Flash Chips Using TSV on 2024-03-28 15:26:01