SoylentNews
SoylentNews is people
https://soylentnews.org/

Title    JEDEC Releases DDR5 Memory Specification
Date    Wednesday July 15 2020, @06:15PM
Author    Fnord666
Topic   
from the remembering-everything dept.
https://soylentnews.org/article.pl?sid=20/07/15/0021224

takyon writes:

DDR5 Memory Specification Released: Setting the Stage for DDR5-6400 And Beyond

We'll start with a brief look at capacity and density, as this is the most-straightforward change to the standard compared to DDR4. Designed to span several years (if not longer), DDR5 will allow for individual memory chips up to 64Gbit in density, which is 4x higher than DDR4's 16Gbit density maximum. Combined with die stacking, which allows for up to 8 dies to be stacked as a single chip, then a 40 element LRDIMM can reach an effective memory capacity of 2TB. Or for the more humble unbuffered DIMM, this would mean we'll eventually see DIMM capacities reach 128GB for your typical dual rank configuration.

[...] For DDR5, JEDEC is looking to start things off much more aggressively than usual for a DDR memory specification. Typically a new standard picks up from where the last one started off, such as with the DDR3 to DDR4 transition, where DDR3 officially stopped at 1.6Gbps and DDR4 started from there. However for DDR5 JEDEC is aiming much higher, with the group expecting to launch at 4.8Gbps, some 50% faster than the official 3.2Gbps max speed of DDR4. And in the years afterwards, the current version of the specification allows for data rates up to 6.4Gbps, doubling the official peak of DDR4.

Of course, sly enthusiasts will note that DDR4 already goes above the official maximum of 3.2Gbps (sometimes well above), and it's likely that DDR5 will eventually go a similar route. The underlying goal, regardless of specific figures, is to double the amount of bandwidth available today from a single DIMM. So don't be too surprised if SK Hynix indeed hits their goal of DDR5-8400 later this decade.

[...] JEDEC is also using the introduction of the DDR5 memory standard to make a fairly important change to how voltage regulation works for DIMMs. In short, voltage regulation is being moved from the motherboard to the individual DIMM, leaving DIMMs responsible for their own voltage regulation needs. This means that DIMMs will now include an integrated voltage regulator, and this goes for everything from UDIMMs to LRDIMMs.

JEDEC is dubbing this "pay as you go" voltage regulation, and is aiming to improve/simplify a few different aspects of DDR5 with it. The most significant change is that by moving voltage regulation on to the DIMMs themselves, voltage regulation is no longer the responsibility of the motherboard. Motherboards in turn will no longer need to be built for the worst-case scenario – such as driving 16 massive LRDIMMs – simplifying motherboard design and reining in costs to a degree. Of course, the flip side of this argument is that it moves those costs over to the DIMM itself, but then system builders are at least only having to buy as much voltage regulation hardware as they have DIMMs, and hence the PAYGO philosophy.

"On-die ECC" is mentioned in the press release and slides. If you can figure out what that means, let us know.

See also: Micron Drives DDR5 Memory Adoption with Technology Enablement Program

Previously: DDR5 Standard to be Finalized by JEDEC in 2018
DDR5-4400 Test Chip Demonstrated
Cadence and Micron Plan Production of 16 Gb DDR5 Chips in 2019
SK Hynix Announces Plans for DDR5-8400 Memory, and More


Original Submission

Links

  1. "takyon" - https://soylentnews.org/~takyon/
  2. "DDR5 Memory Specification Released: Setting the Stage for DDR5-6400 And Beyond" - https://www.anandtech.com/show/15912/ddr5-specification-released-setting-the-stage-for-ddr56400-and-beyond
  3. "the press release" - https://www.jedec.org/news/pressreleases/jedec-publishes-new-ddr5-standard-advancing-next-generation-high-performance
  4. "slides" - https://www.anandtech.com/Gallery/Album/7660
  5. "Micron Drives DDR5 Memory Adoption with Technology Enablement Program" - https://wccftech.com/micron-ddr5-memory-enablement-program-announcement/
  6. "DDR5 Standard to be Finalized by JEDEC in 2018" - https://soylentnews.org/article.pl?sid=17/04/02/014251
  7. "DDR5-4400 Test Chip Demonstrated" - https://soylentnews.org/article.pl?sid=18/05/06/027214
  8. "Cadence and Micron Plan Production of 16 Gb DDR5 Chips in 2019" - https://soylentnews.org/article.pl?sid=18/10/23/0314214
  9. "SK Hynix Announces Plans for DDR5-8400 Memory, and More" - https://soylentnews.org/article.pl?sid=20/04/03/2227245
  10. "Original Submission" - https://soylentnews.org/submit.pl?op=viewsub&subid=42093

© Copyright 2024 - SoylentNews, All Rights Reserved

printed from SoylentNews, JEDEC Releases DDR5 Memory Specification on 2024-07-15 01:42:14