Stories
Slash Boxes
Comments

SoylentNews is people

posted by martyb on Wednesday December 05 2018, @03:28PM   Printer-friendly
from the commoditize-your-complement dept.

Early to embed and early to rise? Western Digital drops veil on SweRVy RISC-V based designs

Western Digital today finally flashed the results of its vow to move a billion controller cores to RISC-V designs. WD said last year it needed an open and extensible CPU architecture for its purpose-built drive controllers and other devices. As we explained then, no one knew for sure what processors WD has used for its disk and SSD controllers, though they was likely Arm-compatible chips – such as Arm9 and Cortex-M3 parts. It is known that the firm uses Intel CPUs with its ActiveScale archive systems and Tegile all-flash and hybrid arrays.

Last year, the disk and solid-state drive manufacturer vowed that RISC-V was its future, and today it announced the SweRV core, a networked cache coherency scheme, and a SweRV instruction set simulator.

[...] The SweRV core has a two-way superscalar design and is a 32-bit, nine-stage pipeline core, meaning several instructions can be loaded at once and execute simultaneously to save time. It is also an in-order core, whose relative single core performance (a simulated 4.9 CoreMark/Mhz) is expected to exceed that of many out-of-order cores, such as the Arm Cortex A15 (actual 4.72CoreMark/Mhz). Clock speeds go up to 1.8Ghz and it will be built on a 28mm [28nm] CMOS process technology.

WD said it hopes open-sourcing the core will drive development of data-centric applications such as Internet of Things (IoT), secure processing, industrial controls and more. We understand WD's ambitions for using RISC-V CPUs go beyond disk and flash drive controllers.

Previously: Western Digital to Transition Consumption of Over One Billion Cores Per Year to RISC-V

Related: WD Announces Client NVMe SSDs with In-House Controllers


Original Submission

 
This discussion has been archived. No new comments can be posted.
Display Options Threshold/Breakthrough Mark All as Read Mark All as Unread
The Fine Print: The following comments are owned by whoever posted them. We are not responsible for them in any way.
  • (Score: 0) by Anonymous Coward on Thursday December 06 2018, @04:21PM

    by Anonymous Coward on Thursday December 06 2018, @04:21PM (#770709)

    There were even relatively cheap (1.5-2x the cost of x86) alpha motherboards/processors in the late 1990s.

    What killed Alpha was the Compaq->HP merger and the decision to collaborate with Intel on a PA-RISC successor rather than getting Alpha onto better processes. The Alpha cores at the time better than Intel, but HP/Compaq's later treatment of them priced them out of mindshare and market, before killing them to focus on Itanium, even when it became obvious itanium was a boondoggle that would have better resulted in backpedalling to either PA-RISC or Alpha (which had core designs which exceeded the performance of Itanium if they had been allowed to go into mass production.)

    If you have any doubt about this, go look into the Chinese supercomputers from a few years back that used Alpha derived architecture for the floating point processing. I forget if it was the same or a different system, but they also used sparc cores as the i/o backbone for filling the FLOP cores on one of their supercomputers as well.

    Consolidation and Intel's behavior damaged the tech industry in ways a lot of people still don't realize. The current spate of Spectre vulnerabilities is a prime example, since the standardization of little endian and speculative execution for processors has left it much easier to craft exploit code that works similarly everywhere, rather than a diverse assortment of hardware with low lever differences that defy devious optimizations.