SoylentNews
SoylentNews is people
https://soylentnews.org/

Title    Intel's "Tick-Tock" is Now More Like "Process-Architecture-Optimization"
Date    Wednesday March 23 2016, @03:27AM
Author    cmn32480
Topic   
from the hickory-dickory-dock dept.
https://soylentnews.org/article.pl?sid=16/03/23/0129243

takyon writes:

Intel may finally be abandoning its "Tick-Tock" strategy:

As reported at The Motley Fool, Intel's latest 10-K / annual report filing would seem to suggest that the 'Tick-Tock' strategy of introducing a new lithographic process note in one product cycle (a 'tick') and then an upgraded microarchitecture the next product cycle (a 'tock') is going to fall by the wayside for the next two lithographic nodes at a minimum, to be replaced with a three element cycle known as 'Process-Architecture-Optimization'.

Intel's Tick-Tock strategy has been the bedrock of their microprocessor dominance of the last decade. Throughout the tenure, every other year Intel would upgrade their fabrication plants to be able to produce processors with a smaller feature set, improving die area, power consumption, and slight optimizations of the microarchitecture, and in the years between the upgrades would launch a new set of processors based on a wholly new (sometimes paradigm shifting) microarchitecture for large performance upgrades. However, due to the difficulty of implementing a 'tick', the ever decreasing process node size and complexity therein, as reported previously with 14nm and the introduction of Kaby Lake, Intel's latest filing would suggest that 10nm will follow a similar pattern as 14nm by introducing a third stage to the cadence.

Year Process Name Type
2016 14nm Kaby Lake Optimization
2017 10nm Cannonlake Process
2018 10nm Ice Lake Architecture
2019 10nm Tiger Lake Optimization
2020 7nm ??? Process

This suggests that 10nm "Cannonlake" chips will be released in 2017, followed by a new 10nm architecture in 2018 (tentatively named "Ice Lake"), optimization in 2019 (tentatively named "Tiger Lake"), and 7nm chips in 2020. This year's "optimization" will come in the form of "Kaby Lake", which could end up making underwhelming improvements such as slightly higher clock speeds, due to higher yields of the previously-nameed "Skylake" chips. To be fair, Kaby Lake will supposedly add the following features alongside any CPU performance tweaks:

Kaby Lake will add native USB 3.1 support, whereas Skylake motherboards require a third-party add-on chip in order to provide USB 3.1 ports. It will also feature a new graphics architecture to improve performance in 3D graphics and 4K video playback. Kaby Lake will add native HDCP 2.2 support. Kaby Lake will add full fixed function HEVC Main10/10-bit and VP9 10-bit hardware decoding.

Previously: Intel's "Tick-Tock" Strategy Stalls, 10nm Chips Delayed


Original Submission

Links

  1. "takyon" - https://soylentnews.org/~takyon/
  2. "may finally be abandoning" - http://www.anandtech.com/show/10183/intels-tick-tock-seemingly-dead-becomes-process-architecture-optimization
  3. ""Tick-Tock" " - https://en.wikipedia.org/wiki/Intel_Tick-Tock
  4. "The Motley Fool" - http://www.fool.com/investing/general/2016/03/22/intel-corp-officially-kills-tick-tock.aspx
  5. "latest 10-K / annual report filing" - http://files.shareholder.com/downloads/INTC/867590276x0xS50863-16-105/50863/filing.pdf
  6. "difficulty of implementing a 'tick'" - http://www.anandtech.com/show/10097/euv-lithography-makes-good-progress-still-not-ready-for-prime-time
  7. "14nm and the introduction of Kaby Lake" - http://www.anandtech.com/show/9447/intel-10nm-and-kaby-lake
  8. "Kaby Lake" - https://en.wikipedia.org/wiki/Kaby_Lake
  9. "Intel's "Tick-Tock" Strategy Stalls, 10nm Chips Delayed" - https://soylentnews.org/article.pl?sid=15/07/16/1959206
  10. "Original Submission" - https://soylentnews.org/submit.pl?op=viewsub&subid=12825

© Copyright 2022 - SoylentNews, All Rights Reserved

printed from SoylentNews, Intel's "Tick-Tock" is Now More Like "Process-Architecture-Optimization" on 2022-11-27 05:35:00