SoylentNews
SoylentNews is people
https://soylentnews.org/

Title    TSMC Details Scaling/Performance Gains Expected From "5nm CLN5" Process
Date    Sunday May 13 2018, @08:14AM
Author    janrinok
Topic   
from the dept.
https://soylentnews.org/article.pl?sid=18/05/12/0735217

takyon writes:

TSMC Details 5 nm Process Tech: Aggressive Scaling, But Thin Power and Performance Gains

At a special event last week, TSMC announced the first details about its 5 nm manufacturing technology that it plans to use sometime in 2020. CLN5 will be the company's second fabrication process to use extreme ultraviolet (EUV) lithography, which is going to enable TSMC to aggressively increase its transistor density versus prior generations. However, when it comes to performance and power improvements, the gains do not look very significant.

Just like other fabs, TSMC will gradually ramp up usage of ASML's Twinscan NXE:3400 EUV step and scan systems. Next year TSMC will start using EUV tools to pattern non-critical layers of chips made using its second-gen 7 nm fabrication technology (CLN7FF+). Usage of EUV for non-critical layers will bring a number of benefits to the CLN7FF+ vs. the original CLN7FF process, but the advantages will be limited: TSMC expects the CLN7FF+ to offer a 20% higher transistor density and a 10% lower power consumption at the same complexity and frequency when compared to the CLN7FF. TSMC's 5 nm (CLN5) technology will increase the usage of EUV tools and this will bring rather massive advantages when it comes to transistor density: TSMC is touting a 1.8x higher transistor density (~45% area reduction) when compared to the original CLN7FF, but it will only enable a 15% frequency gain (at the same complexity and power) or a 20% power reduction (at the same frequency and complexity). With the CLN5, TSMC will also offer an Extremely Low Threshold Voltage (ELTV) option that will enable its clients to increase frequencies of their chips by 25%, but the manufacturer has yet to describe the tech in greater detail.

1.8x higher transistor density and up to 15% frequency gain or 20% power reduction? You should be thankful you're getting anything!

Related: TSMC to Build 7nm Process Test Chips in Q1 2018
TSMC Holds Groundbreaking Ceremony for "5nm" Fab, Production to Begin in 2020


Original Submission

Links

  1. "takyon" - https://soylentnews.org/~takyon/
  2. "TSMC Details 5 nm Process Tech: Aggressive Scaling, But Thin Power and Performance Gains" - https://www.anandtech.com/show/12727/tsmc-details-5-nm-process-tech-aggressive-scaling-but-thin-power-and-performance-gains
  3. "TSMC to Build 7nm Process Test Chips in Q1 2018" - https://soylentnews.org/article.pl?sid=17/09/19/0120257
  4. "TSMC Holds Groundbreaking Ceremony for "5nm" Fab, Production to Begin in 2020" - https://soylentnews.org/article.pl?sid=18/02/01/0135202
  5. "Original Submission" - https://soylentnews.org/submit.pl?op=viewsub&subid=26590

© Copyright 2024 - SoylentNews, All Rights Reserved

printed from SoylentNews, TSMC Details Scaling/Performance Gains Expected From "5nm CLN5" Process on 2024-05-20 20:56:01